











The various aspects of the present invention will be described with using (2) more than one embodiment for the non-volatile memory cells composing the memory man initial discussion is based on the cell structure shown in FICE 32 array. The initial discussion is based on the cell structure shown in FIGS. 3a and 3b. This is followed by a discussion using an array of memory cells with

- The invention is directed to controlling programming current in a virtual-ground array memory architecture. The invention consists of circuitry to bias the array such that no source neighbors occur during soft programming. A feature of this bias configuration is that two cells are simultaneously soft-programmed. This dual-cell operation relies on the fact that neighbor cells will have very similar electrical characteristics and will therefore program at a similar rate. This is illustrated in FIG. 5, which is similar to FIG. 4 and depicts two groups of array cells (.alpha. and .beta.) within a
- FIG. 5 again shows a pair of words-lines, selected word-line WL.sub.0 520 and WL. sub. 1 521 to represent the non-selected word-lines. Within an array, the cells are usually broken down into a number of groups of columns based on how the cells are simultaneously read and programmed, and which is reflected by the architecture used for the column decoders and sense amplifiers. In FIG. 5, the .alpha. cells and .beta. cells are two such groups which (along a given selected word-line) can be read and programmed separately and simultaneously.
- To avoid the sort of source-neighbor leakage described in the Background section and treat over-erased by soft programming, the non-volatile memory cells are soft-programmed in pairs. By biasing the bit-lines accordingly, a pair of adjacent cells that shares a common source programmed together. FIG. 5, cells .alpha..sub.2 and .alpha..sub.3 share a common source line BL.sub. alpha. 2 512 for programming, with the current through both flowing out through current-limit circuit 531 to ground. The cells' respective drain lines, BL.sub..alpha.1 511 and BL.sub..alpha.3 513, are both set high, along with any of the drain neighbor bit-lines such as 510 and 514. This eliminates the uncontrolled source-neighbor current and the consequent problems that result. The combination of individual currents 501 and 503 is controlled by the current-limit circuit 531, these will generally be about the same value, the curtaint-rimit Circuit 531, these will generally be about the same value,

舅  same way.

This reduction of the number of lines is made possible when programming (16)and reading functions, carried out in parallel on a number of floating gate storage elements that are spaced apart along a row of memory cells that is being accessed, apply common voltage conditions to the steering gates of all the spaced apart cells. It is normally desirable to minimize the number N of global steering lines used with a particular memory array. That minimum N depends upon the minimum spacing of memory cells along the rows that can be accessed at the same time for programming or reading. Typically, every fourth floating gate of the array of FIG. 3 may be accessed in parallel, for example, so it takes four such accesses, each with a different set of every fourth floating gate along the row, to perform the data programming or reading function on an entire row or contiguous segment of a row. During each of the four accesses, a different one of the lines 153 (FIG. 6) is enabled. If only every eighth floating gate may be simultaneously programmed or read, as another example, the number N of lines 153 becomes eight and every eighth one of the lines 151 is connected to a common one of the lines 153. The cells being programmed or read are spaced apart with one or several memory cells not being programmed or read being placed in between, as a way of minimizing pattern sensitive and/or disturb conditions. It is this consideration that influences the smallest N that may be employed in any specific memory arrangement.

(17) If the dual floating gate memory cell array of FIG. 4 is used in the segments 51', 52', 53' etc. instead of the single floating gate memory cell of FIG. 3, and N remains four, one pair of adjacent steering gates out of every four such pairs is connected in parallel. This is because each external steering gate line is connected to steering gates overlying two columns of floating gates in adjacent columns of cells. This allows the spacing of storage elements (floating gates) along a selected row that may be simultaneously programmed to be one in eight (one cell in four), or as dense as one floating gate in four, depending upon how the other array elements are driven in the particular programming method being used. One such method that allows one in three floating gates to be simultaneously programmed, with N then equaling three, is described in a patent application entitled "Dual Cell Reading and Writing Technique," filed concurrently herewith, naming Raul-Adrian Cemea as inventor, and assigned Ser. No. 09/871,332. This application is incorporated herein in its entirety by this reference. Details

Text Image HTML

FULL

Communica

DRAWING DESCRIPTION:

Oetails 🛂 Text 🔯 Image 🛂 HTML

FULL

▼

File Edit Yiew Iools Window Help

that for soft programming a lower voltage is used. Instead of the 5-10 volts used for programming information, a voltage of less than 8 volts, and generally in the range of 0-2 volts is used.

- (19) FIGS. 9a and 9b show  $\frac{\text{dual-cell}}{\text{gate memory}}$  soft programming in a virtual-ground array 900 of dual floating gate  $\frac{\text{memory}}{\text{gate}}$  cells. In FIG. 9a, the floating gate transistors .alpha..sub.0 and .alpha..sub.3 are being soft-programmed in a first group of cells along Select Line 0920. In similar manner, this can simultaneously be carried out in other groups of cells, such as the floating gates .beta..sub.0 and .beta..sub.3. Bit-line 912 is taken as the source and set to ground below the current limiter 931. The drains are then bit-lines 911 and 913, which, along with the drain neighbors such as 914, are set high. The control gate lines 942 and 943 on the source side of each of the cells are set at the overdrive voltage, here taken as 12 volts. This places the floating gate transistors .alpha..sub.0 and .alpha..sub.3 in an analogous situation to the cells .alpha..sub.2 and .alpha..sub.3 of FIG. 5. By selecting Select Line 0920, the currents 901 and 903 flow in the cells and the transistors .alpha..sub.0 and .alpha..sub.3 are programmed at the same time by applying the selected soft programming voltage along the Program Control Lines 941 and 944. Unlike FIG. 5, where the control gates of the cells .alpha..sub.0 and .alpha..sub.3 are connected, in more general embodiment the levels in lines 941 and 944 can be set separately, although here they are taken at the same value.
- (20) As with the previous embodiment, in most cases it is preferable to continue the soft programming until a first one of the floating gate transistors in the pair verifies. Although these transistors are still in adjacent cells, the floating gate transistors themselves are not due to the intervening select transistors and the other floating gate transistors in the cell which are immediately adjacent to the source. These transistors will still be close enough so that process variations should be small, resulting in similar electrical characteristics and program rates. As the erase voltage variation along the select line will also be small over distance the order of a cell, both floating gate transistors in the soft programming pair will generally also have very similar threshold values at the end of an erase process and before the soft programming begins.
- (21) Once a pair has finished soft programming, another pair in the group can be soft programmed. When the bit-line adjacent to a bit line which was

Details 🛂 Text 🔯 Image 🛂 HTML

FULL

題 X 上 I A K N 图 O R C A A A C の R E - る